A ternary-level thermometer capacitive digital-to-analog converter (C-DAC) switching scheme is proposed for flash-assisted successive-approximation register (FA-SAR) analog-to-digital converters (ADCs). By minimizing the capacitor reference switching operations of the C-DAC with the help of thermometer codes readily available from the assistant flash ADC, integral nonlinearity (INL) and differential nonlinearity (DNL), as well as C-DAC switching energy, are significantly improved from conventional switching schemes, which in turn makes near thermal-noise-limited capacitor designs feasible without complex capacitor weight calibrations.
Introduction
SAR ADCs have been of quite attractive design options for medium-low to medium-high resolution applications for their structural low-power nature, as evident in the exploding number of instances found in major journals and conference proceedings [1] . Of various SAR and its variant type ADCs, FA-SAR ADCs have shown its merits in raising the conversion speed through shortened number of decision cycles with a single-cycled flash ADC as in [2, 3, 4] . Despite the speed advantage, the concerns in C-DAC switching energies after the coarse flash ADC output and the capacitor matching requirements of the fine SAR ADCs have often been excluded from discussions and design considerations. [5] , as having an analogous coarse-to-fine subrange ADC structure, brought up an interesting scheme where the C-DAC switching energy in the fine ADC is relieved with aligned C-DAC switching time. However, noting that the pre-charge operation is an inevitable part in split-cap C-DAC structures, the encoded coarse-to-fine switching scheme in [5] has shown C-DAC switching energies inferior to the conventional MCS scheme in [6] , even without mentioning the changes in capacitor matching requirements and the hardware overhead in making the transition in C-DAC switching operations. In this paper, a new flash-to-SAR C-DAC switching algorithm in pursuit of lowering the matching requirements of C-DAC capacitors and the C-DAC switching energies of the fine SAR ADCs without much hardware overhead by taking the full advantage of thermometer codes readily available from a coarse flash ADC is presented in the following sections.
2 Proposed C-DAC switching scheme
Fundamentals of the proposed switching algorithm
The core operational concept of SAR ADCs starts from charging and discharging a bank of capacitors in the C-DAC through bottom-plate reference changes to generate an analog decision threshold for a comparison against the sampled input. Bearing such structural significance, much research has been carried out in deriving energy-efficient C-DAC switching schemes as in [6, 7] . Fig. 1 and Fig. 2 show the 3b representations of C-DAC switching algorithms with single-ended configurations for simplicity, where B X and E designate each bit decision and the switching energy consumption, respectively. The MCS switching scheme [6] , having one of the simplest and conventional binary switching algorithms, is shown in Fig. 1(a) Accounting the drawbacks in implementing the simple MCS switching algorithm, the proposed ternary-level thermometer switching algorithm is shown in Fig. 1(b) and Fig. 2(b) , the total C-DAC switching energies consumed to reach the terminal decision thresholds are greatly reduced from the MCS switching algorithm in Fig. 1(a) and from conventional FA-SAR architectures in Fig. 2(a) , with outstanding energy reductions in switching operations of conflicting binary bits. A table showing the code conversions from 3b conventional binary or thermometer codes to the equivalent proposed ternary-level thermometer codes is shown in Fig. 3 with a 4b SAR C-DAC configuration above the 
Implementations and encoder overheads
Thanks to the assistant flash ADC that readily provides conventional thermometer outputs in a FA-SAR ADC structure, the code conversion from conventional thermometer to the proposed ternary-level thermometer can be performed without much hardware overhead. An implementation example of a 5b flash-assisted SAR ADC with the proposed switching algorithm and encoders for the code conversions Fig. 4 ) are also required in conventional switching schemes, the encoder overheads in implementing the proposed ternary-level thermometer switching algorithm are only AND gates and inverters for the V CM reference switch. Moreover, noting that such logic gates to V CM reference switch do not always make transitions, and that the reference switch drivers to V REF and GND do not make transitions when that of V CM does, the transition activity factor is found by counting how many times the references of capacitors transit to V CM and is multiplied to the switching energy consumed to make a logic transition where the energy saved from not driving neither of V REF nor GND reference switch is subtracted. The capacitance needed to calculate the switching energy is estimated by assuming that the reference switch and the switch drivers are sized in a perfect fanout-of-4 design [8] with equal pull-up and pull-down resistances in logic gates, and that the gate and diffusion parasitic capacitances of transistors are the same.
The estimated average C-DAC switching energies and the encoder overheads for various resolutions of the assistant flash ADC encoded in the proposed ternarylevel thermometer switching scheme with the remaining fine bits operated in conventional MCS algorithm are shown in Fig. 5 for 10b FA-SAR architectures, in comparison with conventional FA-SAR architectures of Fig. 2(a) , where the flash output code of 0 or 1 directly maps into GND or V REF respectively. Only partial-resolution flash ADCs with redundancies (2.5b-9.5b) are simulated considering the practicability of implementations with comparator offsets and mismatches in the R-string of the flash ADC. Noting that the number of additional unit capacitors needed to be driven from the encoder gets smaller with the incremental increase in flash resolution for a fixed 10b decision (going from 256C to 384C, 448C, 480C, 496C, 508C, 510C, 511C), and that the reference switch drivers are modeled with perfect fanout-of-4 designs with the capacitance of grouped unit capacitors being the ultimate load, the encoder overhead in Fig. 5 shows a settling behavior going up the resolution of flash ADC, with 9.5b being the upper bound.
As shown in Fig. 5 , compared to the conventional FA-SAR designs, the encoder overhead is negligible considering the switching energies saved from employing the proposed C-DAC switching scheme. In choosing the optimal resolution of flash ADC, the design constraints such as comparator offsets, redundancy amounts, timing skews, and the number of comparators should also be taken into account, besides the switching energies shown in Fig. 5 .
Simulation results
The proposed ternary-level thermometer switching algorithm for FA-SAR structures and few conventional algorithms explained thus far are simulated using the Cprogramming language, and are shown in Fig. 6 with 1,000 samples and standard deviation ( unit ) of 1% in unit capacitors. A 3.5b flash ADC, having the same resolution mentioned in [2, 3] , is utilized to simulate FA-SAR architectures considering the design constraints mentioned earlier. Similar to the MCS scheme in Fig. 6(a) where the rms peak of INL is roughly ffiffiffiffi ffi 2 9 p unit , the conventional FA-SAR structure, presented in Fig. 2(a) , exhibits resembling INL characteristics as shown in Fig. 6(b) . Contrary to the MCS and conventional FA-SAR switching schemes in Fig. 6(a) and Fig. 6(b) in which the number of reference changes in unit capacitors gets increased going towards the mid-code, where nearly equal number of unit capacitors are routed to V REF and GND, the proposed C-DAC switching scheme in Fig. 6(c) shows suppressed INL characteristics with a 36% reduction in the rms peak value, since less number of unit capacitors are switched towards the mid-code. The rms peaks of DNL in Fig. 6 (b) and 6(c) are improved from that in Fig. 6(a) thanks to the thermometer switching scheme. The switching energy consumptions with encoder overheads for various digital output codes are shown in Fig. 7 for 10b ADC architectures with a 3.5b flash ADC. Although the cost in employing a flash ADC is arguable depending on the conversion speed and resolution, the proposed scheme exhibits a 44% reduction in C-DAC switching energy compared to the conventional FA-SAR structures, due to the minimized C-DAC switching scheme.
Conclusion
With a minuscule hardware change from the conventional FA-SAR structures, the static linearity and the C-DAC switching energy are greatly improved with the proposed C-DAC switching scheme. Accounting the fact that 2 unit / 1=ðWLÞ and that capacitance / WL, where W and L are the width and the length constituting the capacitor, a 36% reduction in unit (with a 3.5b encoding) allows the capacitor to be 59% smaller with an equivalent reduction in capacitance for a given INL requirement, compared to the conventional designs. Owing to such reduction in capacitance, near thermal-noise-limited C-DAC design is feasible for high speed applications. In addition, due to the minimal C-DAC reference switching operations, 44% of switching energy is saved, for a 10b conversion with 3.5b flash ADC, compared to FA-SAR architectures employing the conventional thermometer switching algorithm.
